Dec. 22, 1998

Physics 623 Counter with ROM

Abstract

A 16 word 8 bit read-only memory (ROM) is constructed in the FPGA chip and used to Drive 8 LEDs with a programmed pattern. The ROM is constructed using the LogiBLOX Tool and the ROM words are entered into a text file. The ROM addresses are set by a 4 bit binary counter which is driven with the FPGA internal oscillator and thus runs cyclically, causing the LED pattern to repeat.

Counter with ROM Lab

Introduction

ROM is effectively just another way of defining the lookup tables in the XC4000 family. It can be very convenient to use for ROM-like transfer functions. In this example, the outputs of a 4-bit counter will be used to address a 16-word ROM. The 16-word ROM in turn will drive the row of 8 LEDs on the breadboard. An advantage of using ROM is that you can define the light pattern directly.

This lab will demonstrate the use of LogiBLOX and the ability to modify a text file to control an LED light sequence stored in a ROM table.

Objective

- To understand how to integrate ROM into an XC4000 design.
- To practice using the LogiBLOX utility.

Procedure

This design replaces the 8-bit counters we've used with a 4-bit counter, since we will only use 16 words of ROM. The ROM effectively converts the binary counter output into any desired sequence. It would be more effective, in most cases, to put this decoding logic in <u>front</u> of the flip-flops, allowing the flip-flops themselves to generate the desired output function.

- 1) <u>Invoke</u> the Foundation Project Manager.
- 2) Select Project ® Open Project...
- Go to the C:\F14_labs\Memory directory and <u>select</u> the COUNT project. Copy the project to the C:\Fndtn\Users directory, renaming it and putting it into your personal folder.
- 4) Since this design was originally created to target an XC4003E device and we want to target the XC4005XL, let's change this. Most Unified library macros and primitives are common across several product families, so converting device targets is easy. Switching designs between various XC4000 sub families is almost always quite simple. In other cases, minor changes might need to be made, and the online Libraries Guide provides good information about what families all of the Unified Library macros support..

In Foundation Project Manager, <u>click</u> the Design Info box.

Under Project Info, <u>change</u> the **Family**, **Part**, and **Speed** settings to **XC4000XL**, **XC4005XLPC84**, and **3**, respectively. <u>Click</u> <**OK**>.

5) <u>Select</u> the Schematic Editor.

Note that there are pin locations shown as attributes on the several I/O Pads. However, the pin assignments in the COUNT.UCF file will be used. The file contains default pad assignments, but can be edited to make any other valid assignments.

- 6) Note the symbol for the ROM function following the counter. <u>Select</u> this symbol so that a red selection rectangle surrounds it. <u>Click</u> the **Disconnect Symbol** icon.
 <u>Hit</u> the <**Delete**> key to delete this previously created ROM module.
- 7) <u>Select</u> **Options BLO3...** Your LogiBLOX Module Selector window comes up. We will create a 16x8 ROM module called **"MYROM1**".
- 8) Under Module <u>Name</u>, <u>type</u> **MYROM1.** Under **Module Type**, <u>select</u> **Memories**. Choose the **ROM** radio box.

<u>Type</u> Memory Depth = 16. Data Bus Width = 8.

<u>Type</u> Mem <u>File</u> = **MYROM1.MEM**. This will create a text file for you which contains the contents of your ROM table.

Module <u>N</u> ame:	<u>M</u> odule Type:	Data Bus <u>W</u> idth:	OK
myrom	Memories	• 8 •	Cance
Details			Setup
A - - - - - - - - - -		DI SPO WR_EN - DPO	User P <u>r</u> e
			<u>H</u> elp
ROM		AM C DP_RAM	
Memory <u>D</u>	epth = 16		

9) Edit your ROM file by <u>clicking</u> on the <u>Edit</u> button.

10) As shown in the comments section of this text file, you need to enter 16 words of 8-bit wide data. Note that the default is HEX, Radix 16, and that any space, tab, comma, or return will be treated as the division between each of the 16 words. Try to come up with an interesting light pattern. Here is an example pattern which is not particularly interesting.

```
RADIX 16
DATA
0:00, 1:11, 2:22, 3:43, 4:84, 5:45, 6:26, 7:17
8:08, 9:19, A:2A, B:4B, C:8C, D:4D, E:2E, F:1F
. . .
```

- 11) Exit your text editor and save this new file as a Text document.
- 12) <u>Return</u> (<**Alt**>+<**Tab**>) to your **LogiBLOX Module Selector**. It is also helpful to put the LogiBLOX GUI Messages window in view now also so that you can watch LogiBLOX compile this module into an EDIF netlist.
- 13) <u>Select</u> <OK> in the LogiBLOX Module Selector window. Your module, MYROM, has now been created. When done, a message should come on screen saying, "LogiBLOX symbol myrom1 successfully put into library."
 If Levi PLOX did not a compile come aband first should first

If LogiBLOX did not compile, you should first check in your Windows Explorer to make sure that the text editor did not append a suffix to the memory contents file name when it was saved. It should be named **MYROM1.MEM** and not **MYROM1.MEM.txt**.

- 14) Go to the Foundation Schematic Capture window. We will now insert this module into the design.
- 15) <u>Click</u> on the **Symbols Toolbox** icon to pull up a symbol.
- 16) <u>Type</u> MYROM. Once MYROM is highlighted in the SC Symbols window, you can <u>place</u> the symbol in the middle of your schematic *above* where the previous ROM block had been located.

Hint: <u>Place</u> the **MYROM** symbol so that the bottom of the symbol is above the top of the **CB4CLED** outputs, as shown in the diagram, Figure 1. This will make it easiest to connect wires to the bus taps in the next step.

If the **MYROM** symbol does not appear in the Symbols Toolbox, these are the most likely causes:

- Your project library's Access Mode is set as Read Only (R/O). This can be changed in the Library Manager utility.
- An error or incorrect directory was used when creating MYROM
- You need to update your project libraries to include the LogiBLOX module by <u>selecting</u> File [®] Update Libraries.)

- 17) <u>Delete</u> any hanging nets from the **CB4CLED** symbol.
- 18) Create an address bus: <u>Click</u> on the **Draw Busses** icon. Start at the top left and draw a bus called **ADDR[3:0]**, with I/O marker of **None**.
- 19) <u>Connect</u> the Q0..Q3 output taps of CB4CLED to this bus.
 Hint: <u>Select</u> the "Draw Bus Taps" icon, <u>click</u> on the ADDR[3:0] bus *name* <u>once</u>. Then notice the message on the bottom of the screen saying "Expand Bus Tap: ADDR3". Then <u>click once</u> on each output tap Q0 through Q3, i.e. from LSB to MSB. Tap to Bus connections are made automatically.
- 20) <u>Connect</u> the output bus of your ROM symbol to bus **O[7:0]** directly. <u>Delete</u> individual wires, or bus taps, hanging from the bus.
- 21) Name your ROM symbol by <u>double-clicking</u> on it and setting the **Reference** to some name such as **ROM_16**. <u>Click</u> **<OK>**. Your final schematic should look similar to Figure 1, below:



- 22) <u>Save</u> your schematic and return (<**Alt**>+<**Tab**>) back to **Foundation Project Manager**.
- 23) <u>Click</u> on **Implement M1**.
- 24) <u>Select</u> Design → Implement... → Run to compile your design. Make sure the Produce Configuration Data box is checked to be able to test your design and choose the option to use the count.ucf constraint file. The default constraint file is projectname.ucf.

25) When finished, <u>download</u> the design. Does it operate as you expected? Note that in the User Constraints File (count.ucf) that these pads control the operation of the ROM counter:

NET	UP_P	LOC=P7;	#	DIPSW1	\rightarrow	Up	(1)						
NET	CLKEN_P	LOC=P9;	#	DIPSW3	\rightarrow	Up	(1)						
NET	NOTCLR_P	LOC=P6;	#	DIPSW4	\rightarrow	Up	then	Down	(1	->	0)	to	clear

If you are not sure whether your memory file is giving the correct light pattern, try a simpler pattern to establish the correct addressing of the LEDs.

26) Based on the size of the ROM, how many CLBs should this ROM require? <u>Examine</u> the **Placement Report**. How many CLBs were required in the entire design?

.....

Timing Analyzer

- 27) Now we will look at the performance of the ROM, including specific net delays by filtering out everything but the inputs and outputs of the ROM block.
 In the Design Manager, <u>highlight</u> the implemented revision. Then <u>select</u> Tools [®] Timing Analyzer, or click the corresponding icon instead.
- 28) <u>Select</u> Path Filters [®] Custom Filters [®] Select Sources... <u>Choose</u> Selected Sources of type Nets. <u>Highlight</u> ADDR<0> to ADDR<3>, and <u>click</u> the move button '>' to select these sources. <u>Click</u> <OK>.
- 29) Similarly, <u>select</u> **Path Filters ® Custom Filters ® Select Destinations...** and <u>select</u> only 0<0> to 0<7> as the destinations.
- 30) Note that under **Options Report Options...**, that the maximum **Paths per Timing Constraint** is set as '1'.
- 31) Now select Analyze Timing Constraints Report Paths in Timing Constraints. This will do a timing analysis on only the sources and destinations we have chosen.
 What is the worst case address access time of the ROM (T_{ILO})?
 What is the total worst case delay including nets?